The CPU is a multicycle MIPS = reaks each instruction into 3-5 micro-operations
- A “pipeline” would split the datapath into stages separated by registers. So stage 1 finishes, then stage 2 can work on previous instruction while stage 1 fetches… and the slides DIE lol
- Right so here are the stages.
